[Cryptography] on-chip crypto accelerators (was: floating point)

John Denker jsd at av8n.com
Sun Dec 28 01:42:02 EST 2014


-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA1

One big reason we've been discussing floating point is 
that FPUs are very powerful and very widely available.
A goodly fraction of the real estate on a typical
processor chip is taken up by the FPU.  So if you 
can get the FPU to do your bidding, it's a big win.

Meanwhile, we should keep in mind that there are other 
things in the same category, including MMX/SSE as well
as GPU.  There exist crypto algorithms implemented as 
GPU programs.

More importantly, some modern processors have onboard 
crypto accelerators
  http://www.linleygroup.com/mpr/article.php?id=11088
  https://www.ibm.com/developerworks/ibmi/library/i-ibmi-7_2-and-ibm-power8/#N101B5
also
  http://semiaccurate.com/2013/02/19/lsi-launches-a-16-core-arm-a15-cell-phone-chip/

It may be that the FPU is not optimized for our purposes,
but that stops being relevant when the crypto accelerator
does the job.

-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1

iQIVAwUBVJ+mOfO9SFghczXtAQJoGxAAmSsXjA3xLVbtxc5BrllhBHVe0ulGdkLN
yDweJtxzHLt/46GKVsNi/3S8sK3M5cuI9Mz31RO5sHcuyq+QlYjtak4lz5IlZmY3
IfSoSg+xB3cFBebV8JvnUg1o7gPQU64H2sT8bWU1e4s5zusfv84ymDoXjcgTRor9
1iS33zYD1+zqYP0FL+FjvsvA0ofU9cwakK2IlkU+mVX3W8b/67CRTl6724EONDL/
pN+zWXdvyNAvOxiJgxiZZoKiuAmEj+fufzXmvL5RxRdYF3fqYmn22RkrDuofvsK8
VFXcmCfzzHnAammZsaSR6J5PIvyZTIkSj1hJwu50onsebfbEEHCc0fCZdQSuXWQJ
aNEhouLXQ1zrQqBRKopt9Ha76HSE8FgDQgOIGimTnZeCAeeJKePyxj8mdXOs3wlh
w7DIRREuEMVGuvcOcGxW7uoIU0D+yQuM+7OrX4z9vt868+wZEx2nB2LnPqSWI5Mv
Ua9wl4Ld8x7N0JWh6wW0CmTnmnfCH/68ekGtQRKE4c1WaJ66INlALDhoE9pKIS3i
9CFId3E7idAw9dJ68KGtVP6MwxZK0r/YZYV4fJBoy1faeoLkDYV2GODbksEBeT2E
3IGXxEap1P9UIyTgKshRCCByEw9WMgE9D+2cv6c3lQXEe0R++x6NhRAuCC0UoYFr
wQVLw91PemQ=
=+mr6
-----END PGP SIGNATURE-----


More information about the cryptography mailing list